In this paper, we investigate tandem amorphous/microcrystalline silicon solar cells with asymmetric intermediate reflectors grown in the n-i-p substrate configuration. We compare different types of substrates with respect to their light-trapping properties as well as their influence on the growth of single-junction microcrystalline cells. Our most promising back reflector combines a textured zinc oxide film grown by low-pressure chemical vapor deposition, a silver film for reflection, and a zinc oxide buffer layer. Grown on this substrate, microcrystalline cells exhibit excellent response in the infrared while keeping high open-circuit voltage and fill factor, leading to efficiencies of up to 10.0%. After optimizing the morphology of the asymmetric intermediate reflector, we achieve an n-i-p micromorph solar cell stabilized efficiency of 11.6%, using 270 nm and 1.7 mm of silicon for the absorber layer of the amorphous top cell and the microcrystalline bottom cell, respectively. Using this original device architecture, we reach efficiencies close to those of state-of-the-art n-i-p and p-i-n micromorph devices, demonstrating a promising route to deposit high-efficiency thin-film silicon solar cells on opaque substrates.
Introduction
Thin-film silicon solar cells have the potential to reach lower production costs (h/W) than crystalline silicon cells thanks to the low material usage and reduced number of process steps inherent to thin-film technologies. Still, their efficiency should be further pushed to the limit. For instance, with respect to state-of-the-art crystalline silicon modules, the lower module efficiency of thinfilm devices means more modules must be installed for a similar power, increasing the balance-of-systems cost. The micromorph technology, which combines amorphous (a-Si:H) and microcrystalline (mc-Si:H) silicon for the top and bottom cells, respectively, is in that regard a promising approach. Indeed this architecture has recently demonstrated laboratory cell efficiencies above 14% [1, 2] and 12.3% [3, 4] in the initial and stabilized states, respectively. At the same time, many groups have successfully developed various plasma-enhanced chemical vapor deposition (PE-CVD) processes to fabricate high-quality mc-Si:H bottom cells at high deposition rates above 1 nm/s [5] [6] [7] . As they have lower absorption coefficient in the NIR than other materials used as absorber layer in solar cells, a-Si:H and mc-Si:H layers necessitate light trapping to enhance the light path in the absorber layers, improving the probability that NIR photons will be absorbed and converted into electron-hole pairs. The desired light trapping can be achieved either via plasmonic effects [8] [9] [10] or via light scattering with random [11] [12] [13] and periodic [14] [15] [16] structures. Owing to its deposition sequence, the n-i-p configuration opens the route for direct depositions on opaque substrates like commercial ceramic tiles [17] , flexible stainless steel [18, 19] and plastic foils [20] [21] [22] . An additional advantage is that a large choice of light-scattering patterns covered with a silver (Ag) layer can be used to optimize light trapping in the bottom cell. Alternatively transparent conductive oxides (TCOs) with low free-carrier absorption can be combined with a Ag layer. Both options offer the possibility to increase the short-circuit current density (J sc ) of the bottom cell, leading to thinner silicon layers.
However, the required usage of textured electrodes leads to the formation of structural defects during the growth of the mc-Si:H cell, leading to lower electrical performance [23] [24] [25] . This detrimental effect can be mitigated by tuning the deposition process parameters even at high deposition rates [26] and incorporating silicon oxide doped layers [27] [28] [29] . Another issue related to the use of patterned substrates is the self-texturing of the mc-Si:H film during PE-CVD, resulting in the formation of pinch points that form because of the change of the surface morphology of the silicon layer during its growth. The pinch points induce weak electrical performance in the subsequent top cell, decreasing the fill factor (FF) and the open-circuit voltage (V oc ) of tandem devices as reported in our recent work [30] . In the latter contribution, we reduced the detrimental effect of the pinch points by applying a low-pressure chemical vapor deposited zinc oxide (LP-CVD ZnO) layer which forms an excellent template for the top-cell growth after being subjected to a plasma treatment. Furthermore the LP-CVD ZnO layer serves as an asymmetric intermediate reflector (AIR) to reflect the light into the top cell, increasing its J sc [31, 32] .
In Section 3. With this novel architecture, we obtain highest initial and stabilized efficiencies of 13.2% and 11.6%, respectively, for n-i-p micromorph devices. 0 (Z5-50 NID) is deposited on the stack. This structure has the advantages of high conductivity in the Ag film, adequate texture and low free-carrier absorption in the Z5-50 NID layer, and excellent scattering of NIR light. Type 4 consists of a Z5-45 layer covered by a 400-nm-thick silver layer deposited either at room temperature (AgRT) or at 150 1C (Ag150), corresponding to Type 4a and 4b substrates, respectively, which is subsequently covered by 60 nm of sputtered ZnO:Al.
Experimental details
The silicon films were deposited at temperatures ranging from 180 to 200 1C using PE-CVD. Since we used different deposition systems, further details on the deposition conditions are given in the text. On all cells, the front contact is made of an LP-CVD ZnO layer with half the thickness of Z5, i.e. 2.5 mm (Z5/2).
Micromorph devices were grown on Type 2, 3 and 4b substrates. The cell on the later substrate is showed in Fig. 1 . The AIR layers were made of a non-intentionally-doped LP-CVD ZnO layer with a thickness of 1.1 mm. The thickness of the absorber layer of the a-Si:H top cell ranged from 220 to 270 nm. Finally, on each substrate, 16 cells of 0.25 cm 2 were patterned by lift-off lithography and plasma dry etching. For cell characterization, we measured the current-voltage (I-V) characteristic under a simulated AM1.5 g spectrum (WACOM WXS-220 S-L2, AM1.5GMM) and V oc and FF were calculated from the I-V measurement. We determined J sc through external quantum efficiency (EQE) measurement. Variable-illumination measurements (VIMs) were performed with neutral-color filters under the AM1.5 g spectrum. Initial efficiencies were measured after patterning of the cells. Stabilized efficiencies were measured after degradation for 1000 h at 50 1C under AM1.5 g illumination. The crystalline volume fraction of the films was assessed by Raman spectroscopy at the p-side of the cell (p-side R c ) using 514.5 nm light. We characterized the substrate morphology before cell deposition by atomic force microscopy (AFM) from which we extracted the root-mean-square roughness (s rms ), correlation length (L) and mean angle (/aS) [33, 34] . s rms and L quantify the average vertical and lateral dimensions of the surface structures, respectively, while /aS characterizes their average slope.
Results and discussion

Effect of the deposition temperature of the Ag back reflector
on single-junction mc-Si:H solar cell performance
To reach high-efficiency micromorph solar cells, we need high J sc in the bottom cell, which is achieved by enhancing light trapping of NIR wavelengths. In this section we target the fabrication of a substrate consisting of a highly reflective Ag layer deposited on LP-CVD ZnO whose texture was reported to provide efficient NIR light scattering [35] . The deposition conditions of the additional Ag layer must be considered because the Ag growth may be influenced by the LP-CVD ZnO texture underneath, detrimentally modifying the ZnO surface morphology that was designed to be suitable for good mc-Si:H growth. In order to find an appropriate combination, we studied the influence of the deposition temperature of the Ag layer grown on top of the ZnO textures, as represented by Type 4a and 4b in Fig. 1 . Then we grew 1.6-mm-thick mc-Si:H cells on these substrates. Cells were deposited at very high frequency (VHF) in a PE-CVD cluster tool (Octopus I, INDEOTec SA).
For Type 4a, the AgRT layer grows conformally on top of the plasma-etched LP-CVD ZnO pyramids, sharpening the valleys as illustrated in the scanning electron microscope (SEM) images in Fig. 2 . It thus leads to the formation of structural defects in the mc-Si:H layer which are indicated in Fig. 2 . In addition, deep pinch points appear at the top surface of the mc-Si:H layer which are filled afterward by the LP-CVD ZnO front contact. For these reasons, these cells exhibit lower FF and V oc compared to cells on Type 4b substrates as shown in Table 1 . Indeed, this undesirable AgRT morphology is avoided with the deposition of Ag150 as illustrated in Fig. 2 . Ag150 films appear to be non-conformal, filling the valleys and smoothening the surface morphology, which seems to prevent the formation of structural defects. This is consistent with the observation of Söderström et al. for HotAg films deposited on thinner plasma-etched LP-CVD ZnO textures, as discussed in [36] . In this paper, valley filling was attributed to the self-texturing of the HotAg film which develops larger grains compared to AgRT films. Similar observations are made for Ag150 films used in this paper. The implementation of Ag150 films thus ameliorates the pinching problem while maintaining high J sc , leading to a highest efficiency of 8.55% as shown in Table 1 .
We suspect that the detrimental effect of Type 4a substrates is due to the sharpening of the valleys when the AgRT layer is deposited. This effect is expected to amplify with increasing AgRT layer thickness but could be mitigated by depositing thinner AgRT layers, e.g. 200 nm thick, which would also be more suitable for industrial applications. Nevertheless, we did not look into this issue and we will continue our investigation with Type 4b substrates. In this section, the aim is to identify the substrate design that provides the best compromise between efficient NIR light trapping and optimum electrical properties for mc-Si:H cells in order to fabricate high-efficiency micromorph devices. In the previous section, we established that Type 4b substrates lead to a smoothened surface morphology, reducing the structural defect and pinching point density in the absorber layer compared to Type 4a substrates. Thus we compare Type 4b with Type 1, 2 and 3 substrates which exhibit very different surface morphologies as shown in Fig. 3 and Table 2 . Based on the AFM measurements of Fig. 3 , Type 1 substrates are smoother than the other substrates, presenting s rms and L of 29 and 165 nm, respectively, as listed in Table 2 . These values are very similar to those of the HotAg films used by Unisolar [11] . Type 2 substrates have larger s rms and L values because of their large ZnO pyramids. The surface morphology of Type 3 substrates is even rougher since dopant-free ZnO deposition leads to the growth of bigger grains, resulting in larger pyramid sizes [13] . Finally, the surface roughness of Type 4b substrates is lower than Type 2, thanks to the Ag150 layer, which is consistent with the observations of the previous section.
In order to assess the potential of the substrates in micromorph devices, we first tested them in single-junction mc-Si:H cells. We deposited an absorber layer with a thickness of 1.7 mm using deposition processes which enable the improvement of the cell resilience to the substrate morphology [26, 29] . The electrical performance of cells shown in Fig. 4 is higher for Type 1 substrates since these substrates are smoother than the other substrate types. We ascribe this trend to the high-quality growth of the silicon layers on small features, limiting the formation of structural defects within the absorber layer. Nevertheless, J sc is significantly reduced and is attributed to weaker light trapping in the NIR region as shown by the EQE spectra in Fig. 5 . Cells on Type 2 substrates are affected by lower FF and V oc , probably due to the combination of the lower conductivity of the Z5-45 back contact compared to Ag, and an absorber layer of lower electronic quality, which appears to be not affected by structural defects since we did not observe them in SEM images of cross sections (not shown). Contrary to Type 2 substrates, Type 3 and 4b substrates have the advantage of maintaining electrical properties that are relatively similar to Type 1 while boosting the NIR response. In all cases, the EQE spectra exhibit a low response in the blue region since we did not optimize the transparency or thickness of the p-layer. Better performance for short wavelengths can be expected in micromorph devices since the p-layer of the a-Si:H top cell was designed to optimize the blue response. Nevertheless, as a result, the overall efficiency is successfully conserved at about 10% for Type 3 and 4b substrates while offering the possibility of bottom-cell J sc of about 12.5 mA cm À 2 in micromorph devices.
Substrate design assessment at reduced illumination
After assessing the light-trapping potential of the substrates at full illumination, we performed VIM for the best single-junction cell on each substrate. VIM evaluates the V oc drop when a cell absorbs a smaller amount of light, as is the case in tandem cells. We attribute a higher V oc drop to defective regions within the absorber layer in agreement with our previous observations [25, 27] . We can thus determine which substrate will maintain the highest V oc when incorporated into a micromorph cell. We deduced the diode quality factor n, by fitting the slope of the curves in Fig. 6 with the following one-diode model:
where T is the temperature in Kelvin, q the elementary charge, J 0 the saturation current, and k the Planck constant. Among substrates that provide high photocurrent, i.e. Type 2, 3 and 4b, cells grown on Type 4b substrates result in better V oc than those on Type 2 and 3 substrates. Overall, the best absolute V oc values as well as the smallest n values are observed for cells deposited on Type 1 substrates, as expected from the smoother morphology.
We thus use this cell as a reference for the estimation of the V oc losses in the micromorph cells deposited on the other substrates. Assuming a matched current of 12.5 mA cm À 2 , from Fig. 6 (left) , we can expect a bottom-cell V oc of 526 mV. Compared to this upper limit, we anticipate V oc losses linked to the illumination reduction of 13, 17 and 8 mV for cells on Type 2, 3 and 4b substrates, respectively. Nevertheless these substrates are more promising for obtaining micromorph cells of high efficiencies since we expect that V oc losses will be easily balanced by higher J sc , as these substrates provide better NIR light trapping compared to Type 1.
Based on these results, we chose Type 2, 3 and 4b substrates as the best candidates for the realization of record micromorph devices since they offer a better compromise between satisfactory NIR response and V oc and FF values for an absorber layer thickness of 1.7 mm compared to Type 1 substrates. In the following section, we incorporate Type 2 substrates as back electrodes into micromorph cells for optimization of the AIR morphology.
Effect of AIR roughness on micromorph cell performance
Light trapping in the top cell is of equal importance to light trapping in the bottom cell, but their optimization aims for different targets, as high J sc in the top cell must be achieved with a thin a-Si:H absorber layer because light-induced degradation increases with a-Si:H layer thickness [37, 38] . We further seek to fabricate a bottom-limited device since such devices typically exhibit higher FF compared to top-limited devices because of the higher electronic quality of the mc-Si:H intrinsic material [39, 40] . Therefore, we introduce an AIR that consists of a 1.1-mm-thick NID LP-CVD ZnO layer to enhance the top-cell J sc as previously reported by Söderström et al. [29] and Bugnon et al. [30] in the n-i-p and p-i-n configurations, respectively. We change the roughness of the AIR by applying a pure O 2 plasma treatment which increases the lateral resistivity of the layer without compromising the out-of-plane conductivity. For the lateral resistivity, we measure an increase of sheet resistance from several hundreds to mega ohms. This mitigates current drains that may occur in both sub-cells, thus leading to higher micromorph V oc [28] . The plasma treatment also transforms the V-shaped valleys into U-shaped valleys as reported by Bailat et al. [41] . As a result the roughness of the AIR decreases as the plasma treatment time increases from 15 0 to 60 0 , leading to further increased V oc and FF of micromorph cells in both the initial and stabilized states as displayed in Fig. 7 . Independently, the J sc gain in the top cell for rougher AIRs is compensated by a strong drop in V oc and FF. We explain this sharp decrease by the fact that, with our deposition processes for a-Si:H top cells, the AIR roughness has to be below 50 nm to maintain good electrical properties of tandem devices, as recently reported [42] .
The highest stabilized efficiency of 11.1% is obtained for the smoothest AIR as it maintains the highest V oc and FF upon degradation. However the smoothest AIR leads to a strongly top-limited device because of the low scattering at the AIR/topcell interface.
Interdependence of the substrate and AIR roughnesses on micromorph cell performance
As a last step to further optimize the full micromorph device, we focus on the interplay between the substrate and AIR roughnesses. We increased as next step the absorber layer thicknesses of the top and bottom cells to 270 nm and 1.7 mm, respectively, to obtain a high current-matching value of 12.5 mA cm À 2 . The bottom cells were co-deposited with the cells shown in Section 3.2. We also used long-duration pure O 2 plasma treatments, i.e. 30 0 (rough) and 60 0 (smooth), for AIR roughness optimization to maintain high-performance devices, as demonstrated in the previous section. Fig. 8 shows cell parameters in both the initial and stabilized states as a function of the substrate type and AIR plasma treatment.
In the initial state, V oc decreases for cells on rougher AIRs as already observed in Fig. 7 , independent of the substrate type. Furthermore, the V oc difference between micromorph cells on smooth and rough AIRs is lower than the expected V oc loss in bottom cells calculated in Section 3.2, confirming that the top-cell V oc also strongly affects the micromorph V oc . The V oc dependence on AIR roughness is also apparent in the stabilized state, except for cells on Type 3 substrates. After degradation, V oc remains above the high value of 1.40 V. FF increases artificially with the current mismatching and, as expected, FF is higher for bottomlimited devices like the cells on Type 4b substrates with rougher AIRs. The best stabilized efficiency of 11.6% is obtained with these cells. This is close to state-of-the-art efficiencies, as reported by Unisolar [43, 44] , and to some extent 1 cm 2 p-i-n cells developed in-house [45] . The EQE spectra of the best cell on a Type 4b substrate as well the cross section of the cell are displayed in Fig. 9 . Stabilized efficiencies of 11.2% and 11.4% were obtained for Type 2 and 3 substrates, respectively, but with more statistical scatter among the 16 tested cells. Interestingly, we found that the total J sc of cells on Type 3 substrates was from 0.6 to 1.1 mA cm À 2 higher compared to micromorph cells deposited on other substrates. We attribute this gain to a better interplay between Type 3 substrates and the AIR morphology in increasing NIR light trapping. For cells with rough AIRs, provided that we conserve the topcell thickness, we reach the highest possible efficiency on Type 2 substrates since the sub-cells are matched. On the contrary, the use of Type 3 substrates is beneficial since higher stabilized efficiencies are obtained. In addition, similar efficiencies can be achieved by reducing the absorber layer thickness of the bottom cell by 0.3 to 0.5 mm based on our previous results on Type 2 substrates [42] . Finally, this substrate opens the route to match sub-cells at higher J sc values while keeping identical bottom-cell thicknesses.
Outlook
The highest efficiencies are obtained with Type 4b substrates because of the better V oc and FF values. Even higher efficiencies could be projected if the sub-cell J sc was matched at 12.5 mA cm À 2 with a slightly thicker bottom cell. The other advantage of depositing a Ag layer at the top of the texture is that we can easily incorporate any type of texture via the potentially low-cost nanoimprinting process [46] [47] [48] [49] , permitting the deposition of thinner devices. For example, we could easily incorporate a nanoimprinted replica of plasma-etched LP-CVD ZnO or the honeycomb patterns on which Sai et al. reported J sc above 26 mA cm À 2 for 1-mm-thick single-junction mc-Si:H cells [50] . Since both Type 3 and 4b substrates offer the possibility to deposit thinner bottom cells which usually exhibit higher V oc and FF, we can expect better electrical performance for tandem devices. Another way to achieve higher efficiencies is to enhance the top-cell J sc which is revealed to be the limiting parameter for the majority of cells, even for those with rougher AIRs. Top-cell J sc saturates at 12.5 mA cm À 2 for a 270-nm-thick absorber layer which is already significantly affected by light-induced degradation. The use of an intermediate reflector material with a lower refractive index than ZnO like magnesium fluoride is a promising option as suggested by Krc et al. [51] , but it has not yet been implemented into devices.
Alternatively, the a-Si:H/mc-Si:H/mc-Si:H triple-junction cell is a promising option to improve efficiency owing to its lower degradation. This configuration has demonstrated stabilized efficiencies above 13% and 12.5% on relatively smooth HotAg [52] and physically flat/optically rough substrates [53, 54] , respectively, which enable the growth of high-electronic-quality silicon layers, leading to high V oc and FF values. As they are deposited on smooth substrates, the mc-Si:H layers of triple junctions are relatively thick compared to those in micromorph devices deposited on rough electrodes. The challenge is thus the deposition of triple-junction cells on rougher substrates. Type 3 and 4b substrates demonstrate good light scattering in the NIR which could be suitable for triple-junction applications. In addition, an AIR layer grown on textured electrodes that flattens pinch points at the top surface of the bottom cell can offer an optimal morphology for deposition of the middle and top cells, resulting in high V oc and FF values.
Conclusion
We demonstrated that an optimum trade-off is found between high optical and electronic properties of both sub-cells in n-i-p micromorph devices with AIRs. This novel micromorph architecture offers the possibility to tune the growth interface of the top cell regardless of the bottom-cell texture while having high-electronicquality silicon layers via the use of adjustable texture of the back electrode thanks to a highly reflective and conductive Ag layer and an adaptable AIR morphology. The experiments carried out on micromorph cells with various combinations of substrate and intermediate reflector textures show that it is difficult to combine high V oc and FF with high J sc for both sub-cells. Nevertheless, it is possible that a good balance can be found with V oc 41.4 V and total J sc $ 25 mA cm À 2 for a stabilized efficiency of 11.6%. 9 . EQE of the best stabilized micromorph cell deposited on a Type 4b substrate. Cell parameters in both the initial and stabilized states are given in the inset. On the right, SEM images of focused-ion-beam-prepared cross-sectional views of the cell.
